25 MIPS, 40 ns Maximum Instruction Rate Separate On-Chip Buses for Program and Data Memory Program Memory Stores Both Instructions and Data (Three-Bus Performance) Dual D.

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts